By Topic

A technology development SRAM approach with DFM considerations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Craig, M. ; Testchip Technol. Inc., Dallas, TX, USA ; Deshazo, D. ; Prior, S. ; Tranchina, B.
more authors

A technology development SRAM (TDSRAMTM) has been highly effective in rapid process technology development, debug, and yield ramp on an advanced CMOS, 0.18 μm foundry process technology. TDSRAM is seen to accelerate FEOL and BEOL process debug using technology-oriented design and test approaches while minimizing inherent functional risks associated with IP-like designs at early stages of new technology development programs. Smart array design approaches have proven effective in directing immediate and focused failure analysis activities for rapid identification of root cause failure mechanisms

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2000 IEEE/SEMI

Date of Conference: