Cart (Loading....) | Create Account
Close category search window
 

Platform tuning for embedded systems design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Vahid, F. ; Dept. of Comput. Sci. & Eng., California Univ., Riverside, CA ; Givargis, T.

Parameterized SOC platforms solve numerous problems that face system designers. With platforms ranging from IP to IC variants and tuning tasks ranging from simple parameter configuration to aggressive architectural transformations, platform tuning issues can be daunting. UCR's Dalton Project shows that platform tuning can increase performance and reduce power consumption for system-on-chip embedded platforms

Published in:

Computer  (Volume:34 ,  Issue: 2 )

Date of Publication:

Feb 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.