By Topic

On-the-shelf core pattern methodology for ColdFire(R) microprocessor cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
McLaurin, T.L. ; Motorola Inc., Austin, TX, USA ; Potter, J.C.

This paper describes how pattern sets are chosen and put on-the-shelf for ColdFire hard microprocessor cores. Some considerations are the frequency of the pattern set, the number of each type of pattern set needed and the format in which the patterns are saved. These decisions must be made without the knowledge of restrictions that will be on the device in which the core will be embedded. Restrictions such as the tester frequency and memory limitations, the pad frequency limitations and the package pin and power limitations are discussed. The pattern set must be flexible enough to address many of these issues “on the fly”. How the pattern set is chosen for the hard core and how it is made flexible are the challenges addressed in this paper

Published in:

Test Conference, 2000. Proceedings. International

Date of Conference:

2000