This paper describes an approach to testing DDR echo clock outputs and transfer data specifications. Tester accuracy issues create difficulty in guaranteeing the 200 ps spec timing between these two groups of outputs. This approach will find the balance between accurate testing and test costs
Published in:
Test Conference, 2000. Proceedings. International
Date of Conference: 2000