By Topic

An approach to testing 200 ps echo clock to output timing on the double data rate synchronous memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Van Dinh, D. ; Semicond. Products Sector, Motorola Inc., Austin, TX, USA ; Rabitoy, V.

This paper describes an approach to testing DDR echo clock outputs and transfer data specifications. Tester accuracy issues create difficulty in guaranteeing the 200 ps spec timing between these two groups of outputs. This approach will find the balance between accurate testing and test costs

Published in:

Test Conference, 2000. Proceedings. International

Date of Conference:

2000