By Topic

Power pin testing: making the test coverage complete

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
de Jong, F. ; Philips Res., Netherlands ; Kup, B. ; Schuttert, R.

Most modern ICs have multiple power and ground pins. It becomes necessary that all these pins are indeed connected to the board. In this paper a structural test method is presented for testing the connections of power and ground pins to the board. This on-chip test method is based on supply current detection between a bonding pad and its connection to the IC power distribution network. The method has been implemented and evaluated on a CMOS IC, using IEEE Std. 1149.1 to control and observe the embedded current sensors

Published in:

Test Conference, 2000. Proceedings. International

Date of Conference: