By Topic

A novel compact model of quantum effects in scaled SOI and double-gate MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lixin Ge ; Florida Univ., Gainesville, FL, USA ; Fossum, J.G.

Quantum-mechanical (QM) confinement of inversion-layer carriers significantly affects the threshold voltage and gate capacitance of highly scaled MOSFETs. In bulk-Si and partially depleted (PD) SOI (n)MOSFETs, the confinement is in the potential well defined by the gate-oxide barrier (which is virtually infinite) and the silicon conduction (or valence) band (the steep gradient of which defines the high transverse electric field, which controls the effect) (Stern, 1972). In ultra-thin-film fully depleted (FD) SOI and double-gate (DG) MOSFETs, the well is defined by the front- and back-gate oxide barriers, but the quantum effect can be significantly influenced by the electric field in the Si film (Majkusiak et al, 1998). Furthermore, as the film thickness (tSi) is increased, this influence becomes predominant as in the bulk-Si and PD/SOI devices. In this paper, we present a comprehensive compact model for the quantum-confinement effects for arbitrary tSi. The model, verified by numerical simulation results obtained with a self-consistent Schrodinger-Poisson solver (SCHRED; Vasileska et al, 2000), leads to characterizations of the threshold-voltage increase due to the carrier-energy quantization and the gate-capacitance reduction due to the perturbed carrier distribution

Published in:

SOI Conference, 2000 IEEE International

Date of Conference:

2000