By Topic

A 1-V, 1.9-GHz CDMA, CMOS on SOI, low noise amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Heng Jin ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada ; C. A. T. Salama

The analog front-end in a wireless transceiver acts as the interface between the antenna and the digital signal processor. In the digital signal processor, low power is essential, making submicron CMOS technology the best implementation choice. The analog front-end and specifically the low noise amplifier (LNA) require a high speed technology, such as GaAs or silicon bipolar. However, the use of low-cost submicron CMOS or SOI CMOS technology in the analog front-end may lead to an optimum single chip implementation of both the analog and digital building blocks in wireless transceivers used in modern high capacity mobile communication systems. Such an implementation offers reduced cost and improved reliability. This paper describes a 1 V, 0.5 μm SOI CMOS LNA optimized for CDMA applications and operating in the 1.93-1.99 GHz band. Compared to previously reported designs (Johnson et al., 1998; Komurasaki et al., 1998; Jin et al., 1999; Harada et al., 2000), this design offers lower noise, high gain, low intermodulation distortion and on-chip 50 Ω input output impedance matching

Published in:

SOI Conference, 2000 IEEE International

Date of Conference: