By Topic

Design for testability to achieve high test coverage. A case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

With the advent of the System-On-a-Chip (SoC) and mass production of these complex ICs, the design of an ASIC with testability features in it has become a mandatory requirement. Testability requirements are present in various levels of an SoC. The internal gates of the chip should be made testable for stuck-at faults. Internal hard-macros need to be tested for manufacturing defects. The connection of the pads with the external pins are to be tested for bonding faults. Chips placed on boards are to be tested for the pin connection integrity on the board. Different methods are used to test each of these defects. This paper discusses various design/implementation issues typically need to be considered for designing a circuitry for testability, achieving high test coverage in less test time. EnThink Inc.'s (a WIPRO Company) synthesizable core for OHCI (Open Host Controller Interface) over IEEE 1394 Link layer implementation is used as a reference in this paper

Published in:

Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on

Date of Conference: