By Topic

Implementation of a multiprocessor system with distributed embedded DRAM on a large area integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Herrmann, K. ; Lab. fur Informationstechnologie, Hannover Univ., Germany ; Moch, S. ; Hilgenstock, J. ; Pirsch, P.

An architecture of a multiprocessor coding system suitable for large area integration has been developed. Application field is video coding according to the international standards ISO MPEG-2 and ITU-T H.263 or similar methods. It is based on processor nodes, which consist of a 1.9 GOPS video signal processor AxPe, 4 MBit of embedded DRAM, and digital video interfaces for data input and output as well as for inter-processor communication. Four of these processor nodes can be fabricated with a single mask set on a 0.25 μm CMOS circuit of 2×2 cm2, which is called AxPe subsystem. By overlapping manufacturing and cutting out of 2×2 of AxPe subsystems afterwards, a large area integrated circuit (LAIC) with 16 processor nodes can be realized. The upper metal layers of each AxPe subsystem contains connection structures at the chip boundaries for this purpose. Redundancy techniques ensure the functionality of the LAIC even in the case of defect processor nodes

Published in:

Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on

Date of Conference:

2000