By Topic

Optimization of wafer scale H-tree clock distribution network based on a new statistical skew model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiaohong Jiang ; Graduate Sch. of Inf. Sci., JAIST, Ishikawa, Japan ; Horiguchi, S.

Available statistical skew model is too conservative to estimate the expected clock skew of a well-balanced H-tree. New closed form model is presented for accurately estimating the expected values and the variances of both clock skew and the largest clock delay of a well-balanced H-tree. Based on the new model, clock period optimization of wafer scale H-tree clock network is investigated under two clocking modes. We find that when the conventional clocking mode is used, clock period optimization of wafer scale H-tree is reduced to the minimization of expected largest clock delay under both area restriction and power restriction. On the other hand, when the pipelined clocking mode is considered, the optimization is reduced to the minimization of expected clock skew under power restriction

Published in:

Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on

Date of Conference: