By Topic

An implementation method of a turbo-code decoder using a block-wise MAP algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Goohyun Park ; Dept. of Electr. & Comput. Eng., Yonsei Univ., Seoul, South Korea ; Sukhyon Yoon ; Kang, Changeon ; Daesik Hong

The several implementation methods of the MAP decoder are proposed. By using the novel time-shared process of a pipe-lined structure, the restriction of recursion process on the state metric can be efficiently conquered, and the complexity of the MAP decoder can be reduced to the order of a SOYA (soft output Viterbi algorithm) decoder. An efficient structure for the controller is also proposed for the cdma-2000 system. The designed MAP decoder using a block-wire MAP algorithm has been implemented in only one 20,000 gate circuit. It has been validated by VHDL, which has been compared with the results of the initial simulation (C programs). The designed decoder has A 300 kbps decoding processing ability with 8 times iterations on a FPGA circuit, and just has a deviation of about 01-0.2 dB over the ideal MAP decoder; even if all hardware environments were considered

Published in:

Vehicular Technology Conference, 2000. IEEE-VTS Fall VTC 2000. 52nd  (Volume:6 )

Date of Conference: