We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A 3D DCT architecture for compression of integral 3D images

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jalloh, I. ; Fac. of Comput. Sci. & Eng., De Monfort Univ., Leicester, UK ; Aggoun, A. ; McCormick, M.

A VLSI architecture for the three-dimensional discrete cosine transform (3D DCT) is proposed. The 3D DCT is decomposed into 1D DCTs computed in each of the three dimensions. The focus of this paper is in the design of the matrix transpose required prior to the computation of the final 1D DCT which corresponds to the third dimension. This matrix transpose is divided into N memory units each performing the row-column transpose and switching networks to allow correct read and write. This architecture uses 3N multiplier-accumulators and N+1 (N×N)-words memory transpose to evaluate an (N×N×N)-point DCT at a rate of one complete 3D transform per N3 clock cycles, where N is even

Published in:

Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on

Date of Conference: