Cart (Loading....) | Create Account
Close category search window
 

Low power 2-D array VLSI architecture for block matching motion estimation using computation suspension

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kin-Hung Lam ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., China ; Chi-ying Tsui

We propose a low power 2-D array VLSI architecture for block matching motion estimation based on computation suspension. A portion of the processing elements can be disabled adaptively during the computation of the sum of absolute difference (SAD) of a candidate block when the partial SAD obtained so far is found larger than the current minimum SAD to save power. An efficient VLSI architecture which can support the redundancy detection and PE disabling with minimum overhead is developed. Experimental results show that more than 30% of power consumption reduction can be achieved by suspending unnecessary computations

Published in:

Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.