By Topic

Interleaving to reduce reverse recovery loss in power factor correction circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pit-Leong Wong ; Center for Power Electron. Syst., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA ; Lee, F.C.

This paper presents a novel concept of applying channel interleaving in the boost-type power factor correction (PFC) circuit to reduce the rectifiers reverse recovery loss. The power factor is controlled by the duty cycle ratio of each channel. The phase difference between the channels reduces the turn-on current. Thus, the rectifier reverse recovery problem can be alleviated. Channel interleaving also reduces the input current ripple. This concept can be extended to other PWM-converters

Published in:

Industry Applications Conference, 2000. Conference Record of the 2000 IEEE  (Volume:4 )

Date of Conference:

Oct 2000