By Topic

A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Fukaishi, M. ; Labs. of Silicon Syst. Res., NEC Corp., Kanagawa, Japan ; Nakamura, K. ; Heiuchi, H. ; Hirota, Y.
more authors

A multichannel transmitter (TX) and receiver (RX) chip set operating at 20 Gb/s (5 Gb/s/spl times/4 ch) has been developed by using 0.25-/spl mu/m CMOS technology. To achieve multichannel data transmission and high-speed operation, the chip set features: (1) circuits for compensating the phase difference between multiple RX chips, which is due to data skew resulting from different lengths of transmission cables, and for compensating the frequency difference between the system clocks of the TX and RX chips; (2) a self-alignment phase detector with parallel output for a high-speed data-recovery circuit; and (3) a fully pipelined 8B10B encoder. At a 2.5-V power supply, the power consumption of the TX chip during 5-Gb/s operation is 500 mW and that of the RX chip is 750 mW. Four of these TX/RX chip sets can provide an aggregate bandwidth of 20 Gb/s.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:35 ,  Issue: 11 )