By Topic

An energy-efficient leakage-tolerant dynamic circuit technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lei Wang ; Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA ; Krishwamurthy, R.K. ; Soumyanath, K. ; Shanbhag, N.R.

Technology scaling reduces device threshold voltages to mitigate speed loss due to scaled supply voltages. This, however, exponentially increases leakage power and adversely affects circuit reliability. In this paper, we investigate the performance degradation in high-leakage digital circuits. It is shown that deep submicron CMOS technologies lead to 60%-70% degradation in noise-immunity due to leakage. Dual-Vt domino designs mitigate the noise-immunity degradation to 30%-40% but inevitably lead to a loss of 20%-30% in circuit speed. To achieve a better noise-immunity vs. performance trade-off, a new dynamic circuit technique-the boosted-source (BS) technique is proposed. Simulation results of wide fan-in gates designed in the Predictive Berkeley BSIM3v3 0.13 μm technology demonstrate 1.6X-3X improvement in noise-immunity at the expense of marginal energy overhead but no loss in delay, as compared with the existing circuit techniques

Published in:

ASIC/SOC Conference, 2000. Proceedings. 13th Annual IEEE International

Date of Conference: