Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Prioritised ATM switches on board satellites: architectural analysis and design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Global broadband networking is an emerging technology aiming at providing broadband services all over the world using a constellation of satellites with on-board ATM switching capabilities. The authors propose an architecture for the ATM switches to be used on board satellites and identify both performance and physical requirements that make them distinct from terrestrial switches. Based on these requirements, a shared memory architecture is proposed. A major aspect of the switch design is the buffer management controller and the way it provides QoS to several classes of loss and delay priority traffic. A circular sorting queue is proposed as an efficient solution in terms of performance and implementation. It is also analysed using an M/G/1/K model and a supplementary variable method. This analysis is used to estimate the buffer size required and to evaluate the performance of the architecture. Some implementation guidelines for satellite switches are also discussed along with a low-power VLSI implementation of the circular queue

Published in:

Communications, IEE Proceedings-  (Volume:147 ,  Issue: 5 )