By Topic

Software to silicon [hardware compilation]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The principles of hardware compilation could be set to rewrite the rule book of silicon design. This article describes Handel-C, a parallel programming language that is providing programmers with a route to FPGA-based VLSI design, not by offering them a familiar programming environment combined with access to the parallel constructs familiar to the hardware designer, but by expressing the parallelism at a totally different level of abstraction; it doesn't describe the hardware like an HDL does - it describes the computation

Published in:

IEE Review  (Volume:46 ,  Issue: 5 )