Close category search window
 

Harmonic and intermodulation performance of analogue CMOS circuits owing to mobility reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Abuelma'atti, M.T. ; Dept. of Electr. Eng. & Comput. Sci., Bahrain Univ.

The current-voltage characteristic of a MOSFET operating in the saturation region and including the effect of surface-channel mobility reduction is modelled by a third-order polynomial expression. Using this expression, a general expression is obtained for the harmonics and intermodulation performance of a MOSFET operating in saturation and excited by a multi-sinusoidal gate-to-source voltage. Using this expression, the second-harmonic and the third-harmonic distortion performance of a linear voltage-to-current convertor proposed recently has been calculated. The results obtained are compared with previously published results

Published in:
Circuits, Devices and Systems, IEE Proceedings G  (Volume:138 ,  Issue: 1 )

Date of Publication: Feb 1991

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.