By Topic

Silicon implementations of neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Murray, A.F. ; Dept. of Electr. Eng., Edinburgh Univ., UK

Digital and analogue VLSI implementations of neural networks are reviewed. All of the main generic approaches to synaptic weight storage in analogue networks are discussed and associated arithmetic styles reviewed. Pulse-stream VLSI is reviewed in more detail, and general conclusions are drawn

Published in:

Radar and Signal Processing, IEE Proceedings F  (Volume:138 ,  Issue: 1 )