By Topic

Toward analog circuit synthesis: a global methodology based upon design of experiments

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. Deval ; ENSERB, Bordeaux I Univ., France ; J. -B. Begueret ; J. Tomas ; P. Fouillat

An analog design methodology taking advantages of design of experiments for global optimization purposes is described. Starting with hierarchically based topology, this approach largely reduces simulation cost to reach an efficient result with regards to a user-defined objective function. The design of a fully BiCMOS low noise amplifier is detailed as an example: among the roughly 8200 possible combinations, only fifty simulations lead to what might be the best architecture. A test chip demonstrates the methodology ability to extrapolate high performance circuits

Published in:

Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on

Date of Conference: