By Topic

Modeling of short circuit power consumption using timing-only logic cell macromodels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
E. A. C. da Costa ; Microelectron. Group, Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil ; F. P. Cortes ; R. Cardoso ; L. Carro
more authors

This paper proposes an analytical modeling of power consumption in CMOS gates which is based on timing-only models. The proposed model is refined for the short circuit power dissipation as a function of input transition times, power supply voltage and output loading (CL) factor. The influence of the short circuit power dissipation can introduce an error of up to 25% in the average of dynamic power estimation. In this paper we model correctly this effect, with a minimum increase in the complexity of the model. Moreover, the same model used for timing analysis purposes can be used to investigate the total power consumption, including short circuit dissipation. The formulation is geared toward cell-oriented logic synthesis, which handles delays and signal slopes. The work shows the model connection between power components and the timing parameters computed at the switch or logic level. Results are presented showing the short circuit component as a fraction of total power for gates and circuits like buffers and adders

Published in:

Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on

Date of Conference: