By Topic

An FPGA implementation of the ATM layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gomes de Lima, J.A. ; Univ. Fed. da Paraiba, Joao Pessoa, Brazil ; Melchier, E.U.K. ; Soares da Silva, H.

This work describes an FPGA implementation of a microprogrammable controller to perform the ATM layer functions of an ATM switch. The controller implements several algorithm types, by changing microinstructions programming only. The description and functionalities of the main blocks that compose its architecture are presented as well the simulation and synthesis methodology used to target it on FPGA devices

Published in:

Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on

Date of Conference: