Referenced Items are not available for this document.
This paper presents a high-level language for expressing image processing algorithms, and an optimizing compiler that targets FPGAs. The language is called SA-C, and this paper focuses on the language features that 1) support image processing, and 2) enable efficient compilation to FPGAs. It then describes the compilation process, in which SA-C algorithms are translated into non-recursive data flow graphs, which in turn are translated into VHDL. Finally, it presents performance numbers for some well-known image processing routines, written in SAC and automatically compiled to an Annapolis Microsystems WildForce board with Xilinx 4036XL FPGAs
Published in:
Computer Architectures for Machine Perception, 2000. Proceedings. Fifth IEEE International Workshop on
Date of Conference: 2000
- Page(s):
- 222 - 231
- Meeting Date :
- 11 Sep 2000-13 Sep 2000
- Print ISBN:
- 0-7695-0740-9
- INSPEC Accession Number:
- 6735823
- Conference Location :
- Padova
- Digital Object Identifier :
- 10.1109/CAMP.2000.875981
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
