By Topic

Designing high speed asynchronous pipelines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Perri ; Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Italy ; P. Corsonello ; G. Cocorullo

Usually, realizing self-timed pipelined data-paths for high performance Digital Signal Processors (DSPs) dynamic CMOS logic is used. In this paper a novel methodology to implement computational elements of self-timed data-paths is presented. It is based on the use of both static and dynamic CMOS modules. The former act as overlapped execution circuits and they anticipate their computation with respect to the dynamic blocks. The above method applied to a 32-bit addition stage allows a performance gain to be obtained of up to about 40% and a reduction in power dissipation of about 33%, with a reasonable area overhead compared to conventional design

Published in:

Euromicro Conference, 2000. Proceedings of the 26th  (Volume:1 )

Date of Conference: