By Topic

Power-efficient value speculation for high-performance microprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Moreno, R. ; Dept. de Arquitectura de Comput. y Autom., Univ. Complutense de Madrid, Spain ; Pinuel, L. ; del Pino, S. ; Tirado, F.

Improving instruction-level parallelism (ILP) has become one of the greatest challenges in high-performance microprocessor design. Several techniques for counteracting control and data dependencies, based on prediction and speculative execution, have been proposed and their cost-performance tradeoffs have been widely studied. However, in some cases, such as value speculation, power consumption considerations have remained unanalyzed. In this paper, we explore the main sources of power dissipation to be considered when value speculation is used, and we propose solutions to reduce this dissipation-reducing the size of the prediction tables, decreasing the amount of extra work due to speculative execution, and reducing the complexity of the out-of-order issue logic-in order to prove that value speculation can be considered a power-efficient technique for future generations of microprocessors

Published in:

Euromicro Conference, 2000. Proceedings of the 26th  (Volume:1 )

Date of Conference: