By Topic

Decomposition-based synthesis and its application in PAL-oriented technology mapping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
D. Kania ; Inst. of Electron., Silesian Univ. of Technol., Gliwice, Poland

Most CPLD architectures include PAL based logic blocks containing a limited number of terms connected to the individual output macrocell. These blocks often contain three-state output buffers. Appropriate partition of whole devices into suitable logic block is one of the basic problems of the synthesis process. A method for logic synthesis based on decomposition for a PAL based logic block with three-state output buffers is presented. Decomposition is the main element and first step of the synthesis process. Fundamental to PAL oriented decomposition is the Curtis theory. The constrained decomposition algorithm is based on a proposed PAL oriented graph colouring. Additionally, the method of two-level logic synthesis, which makes use of three-state output buffers, is used for implemented free and bound logic blocks. Experimental results are compared to previously published methods and firmware tools are given to show the efficiency of this approach

Published in:

Euromicro Conference, 2000. Proceedings of the 26th  (Volume:1 )

Date of Conference: