Referenced Items are not available for this document.
One important part of a hardware/software (HW/SW) codesign system is the scheduler, which is needed in order to determine if a given HW/SW partitioning is suitable for a given application. In this paper, we employ a dataflow model for scheduling a computation including conditional branches on a loosely coupled heterogeneous multiprocessor system. The goal is to minimize the worst-case makespan while satisfying constraints implied by data dependencies and exclusive resource usage. We present a formal model which allows multiple schedule optimizations and a new efficient heuristic approach based on genetic algorithms and list scheduling
Published in:
System Synthesis, 2000. Proceedings. The 13th International Symposium on
Date of Conference: 2000
- Page(s):
- 123 - 128
- Meeting Date :
- 20 Sep 2000-22 Sep 2000
- ISSN :
- 1080-1820
- Print ISBN:
- 0-7695-0765-4
- INSPEC Accession Number:
- 6748725
- Conference Location :
- Madrid
- Digital Object Identifier :
- 10.1109/ISSS.2000.874038
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
