By Topic

On the use of multiple fault detection times in a method for built-in test pattern generation for synchronous sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pomeranz, I. ; Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA ; Reddy, S.M.

The first time unit where a fault in a synchronous sequential circuit is detected by a given test sequence T0 is used by various procedures. One such procedure selects input sequences that are loaded onto an on-chip memory and used as seeds for built-in test pattern generation. Each input sequence is constructed based on a different fault f and is extracted from T0 around the first detection time of f. In this work, we extend this procedure to consider multiple time units where every target fault f is detected by T0 in order to select a shorter sequence based on f. The result is reduced storage requirements and test application time for this built-in test pattern generation approach

Published in:

Test Workshop, 2000. Proceedings. IEEE European

Date of Conference:

2000