By Topic

Application of partitioning methods for the design of parallel programs for a system of digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kortke, M. ; Fac. of Electr. Eng., Tech. Univ. Dresden, Germany ; Schmitt, T. ; Merker, R.

In this paper, the application of partitioning methods developed for the design of parallel processor arrays is examined for the parallel program generation. The target architecture is a system of digital signal processors (DSPs) with high bandwidth communication channels. The partitioning techniques are evaluated by means of a computationally intensive algorithm: the tomographic reconstruction method

Published in:

Parallel Computing in Electrical Engineering, 2000. PARELEC 2000. Proceedings. International Conference on

Date of Conference: