By Topic

Optimization of parallel task execution on the adaptive reconfigurable group organized computing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
L. Kirischian ; Dept. of Electr. & Comput. Eng., Ryerson Polytech. Inst., Toronto, Ont., Canada

This paper presents the architecture organization of a task adaptive reconfigurable high-performance computing system for parallel processing of data-flow tasks. The architecture of this reconfigurable system allows flexible distribution of uniform configurable resources (FPGA-based) between tasks. Each task corresponds to a specific group processor (GP) adapted for the task requirements. The paper discusses the method of selecting the optimal group processor configuration and mapping group processors on the field of configurable resources. The performance results of the first prototype of the ARGO-parallel computing system are presented

Published in:

Parallel Computing in Electrical Engineering, 2000. PARELEC 2000. Proceedings. International Conference on

Date of Conference:

2000