By Topic

FPGA based front-end electronics for a high resolution PET scanner

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Young, J.W. ; CTI PET Syst. Inc., Knoxville, TN, USA ; Moyers, J.C. ; Lenox, M.

A high resolution PET scanner requiring processing electronics for 936 block technology channels and just under sixty-thousand crystal elements has been developed. With the advances in flexibility, number of gates, lower costs and speed of Field Programmable Gate Arrays (FPGA), an FPGA implementation of the front-end processing electronics was chosen over the traditional discrete logic or Application Specific Integrated Circuit (ASIC). The FPGA architecture reduced the development time and risks compared to a mask-based ASIC architecture while keeping costs and electronics packing density comparable. The extensive use FPGAs enables much faster circuit realization and a very efficient logic utilization by allowing re-configuration of the electronics functionality to support system setup, self-diagnostics, and several calibration modes for detector setup. Logic realized within the FPGAs performs the crystal selection, energy qualification, time correction, depth of interaction determination, and event counting functions. Since the FPGAs are in-circuit re-configurable (ICR), the functionality of the electronics is easily modified to support the different modes of operation. Thus the development time is reduced as well as the amount of electronics required, saving board area, power consumption and costs

Published in:

Nuclear Science, IEEE Transactions on  (Volume:47 ,  Issue: 4 )