Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Fabrication technology of Si nanodot nanowire memory transistors using an inorganic EB resist process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Tsutsumi, T. ; Electrotech. Lab., Ibaraki, Japan ; Ishii, K. ; Hiroshima, H. ; Kanemaru, S.
more authors

Recently, ultra-small Si devices utilizing a quantum-size and/or Coulomb blockade effect have been received much attention to open a new Si device stream. This paper describes a fabrication technology of Si nanodot nanowire memory transistors with side gates. For the first time, an inorganic EB resist process was applied to fabricate Si nanowires. The Si nanodevice has a Si nanowire, Si nanodots, and a poly-Si nanogate and works as a single electron memory transistor.

Published in:

Microprocesses and Nanotechnology Conference, 2000 International

Date of Conference:

11-13 July 2000