By Topic

BF2 and boron double-implanted source/drain junctions for sub-0.25-μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fu-Cheng Wang ; Nat. Semicond. Corp., Santa Clara, CA, USA ; Bulucea, C.

A double implant source/drain junction formation process using BF2 and boron is proposed for PMOSFET in sum-0.25-μm CMOS technology. Compared to the more conventional, single implant processes using BF2, the double implant process with downscaled BF2 implant energy offers the advantages of lower junction capacitance, less boron penetration, thinner gate oxide, and wider process window, as experimentally demonstrated.

Published in:

Electron Device Letters, IEEE  (Volume:21 ,  Issue: 10 )