By Topic

Application of silicon-based process simulation tools to the fabrication of heterojunction bipolar transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. H. Fields ; HRL Labs., Malibu, CA, USA ; S. Thomas

Process simulation is not widely used to date in the compound semiconductor industry. This is due in part to several issues that exist in applying commercially available simulation tools that were designed for silicon integrated circuits (ICs), to the fabrication of III-V-based devices. These issues arise from the inherent differences in the fabrication techniques used in the separate device technologies. Computer simulations have been applied to model heterojunction bipolar transistor (HBT) fabrication at HRL Laboratories, LLC. These silicon-based simulations require calibration to accurately model the profiles produced during III-V device and IC fabrication. The calibration method includes the production of simulated cross sections, which are then compared with focused ion beam cross sections of actual devices

Published in:

IEEE Transactions on Electron Devices  (Volume:47 ,  Issue: 10 )