Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

Modeling cache inconsistencies in an ATM high-speed network interface architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
McEachen, J.C. ; Dept. of Electr. & Comput. Eng., Naval Postgraduate Sch., Monterey, CA, USA ; Batson, M.S.

An asynchronous transfer mode (ATM) high speed network interface employing a DMA (direct memory access) engine is modeled using the queuing theory of heterogeneous source environments. Specifically, the system bus is modeled as a multiplexer of data between the central processing unit (CPU), system cache, host memory and the interface. A two-stage queuing system is developed, fed by a multiplexed constant rate source, representing DMA accesses, and a Poisson distributed source, representing application writes, The resulting D+M/D/1 waiting time tail distribution is approximated analytically using a weighted M/D/1 queuing system and is verified by computer simulation. Data loss due to cache and memory inconsistencies encountered in the second stage is then observed for a variety of interarrival rates from the Poisson source. Based on observed results, a region of primary interest is noted where the arrival rate of DMA accesses is substantially greater than the mean arrival rate of application writes. Circumstances where the system can still effectively function with a low probability of data loss are identified

Published in:

Circuits and Systems, 1999. 42nd Midwest Symposium on  (Volume:2 )

Date of Conference: