Close category search window
 

Analog EEPROM in standard process AMS 0.8 μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Abouchi, N. ; LISA, CNRS, Villeurbanne, France ; Gallorini, R. ; Vinard, C. ; Grisel, R.

The design of a non-volatile analog memory is presented. The specificity of this memory lies in the fact that it is realized in standard AMS 0.8 μm CMOS technology. The concept is based on the model of the floating gate transistor which sees its threshold voltage modified following the amount of carriers which are on its gate. The carrier injection physics rests on cold tunneling (Fowler-Nordheim effect)

Published in:
Circuits and Systems, 1999. 42nd Midwest Symposium on  (Volume:1 )

Date of Conference: 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.