By Topic

Cadence-based simulation of floating-gate circuits using the EKV model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ai Chen Low ; Georgia Inst. of Technol., Atlanta, GA, USA ; Hasler, P.

A simplified version of the transistor model proposed by Enz, Krummacher, and Vittoz to model FET behavior has been implemented in the popular, commercially available Cadence software package. We have expanded this model to include the drain induced barrier lowering (DIBL) effect. Several simulation experiments were performed on basic transistor circuits and compared with measured data to check the accuracy of our implementation and to explore the limitations of this modified model. We have also included some simulations of floating-gate circuits. The results of this comparison are presented in this paper and show good agreement between simulation and experimental behavior despite the simplicity of the model

Published in:

Circuits and Systems, 1999. 42nd Midwest Symposium on  (Volume:1 )

Date of Conference: