By Topic

Design automation with the TSPC circuit technique: a high-performance wave digital filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Pihl, J. ; VLSI ASA, Trondeim, Norway

In this paper, we demonstrate how the true single-phase clocking (TSPC) circuit technique is utilized fur a high-speed recursive filter application, with a high degree of design automation. This features a quick netlist generation of integral high-speed arithmetic modules, utilization of carry-save architectures, and synthesis and optimization with a TSPC cell library. Implementation results in a 0.8 /spl mu/m standard CMOS process indicate substantial performance improvements over traditional designs, at the same time keeping design time very short. Fabricated samples of the third-order lattice wave digital filter were measured at 265 Msamples/s, which is more than double the sample rate reported in previous works on the same filter and same or comparable technology.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:8 ,  Issue: 4 )