Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Design of a high speed processor system bus for notebook computers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pochang Hsu ; Mobile Comput. Group, Intel Corp., Santa Clara, CA, USA ; Yanmei Tian ; Pasdast, G.

A 133 MHz processor system bus (PSB) has been designed and developed for notebook computer systems running at core frequency of 500 MHz and beyond based on an enhanced gunning transceiver logic. We described the design flow and highlighted the design challenges unique to notebook computers, It is shown that with careful I/O circuit design, transmission line analysis and reliability consideration, the design target can be achieved. A similar approach can be applied to notebook computers with even higher bus frequency

Published in:

Advanced Packaging, IEEE Transactions on  (Volume:23 ,  Issue: 3 )