By Topic

Linearity enhancement techniques for MOSFET-only SC circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Leelavattananon, K. ; Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK ; Toumazou, C. ; Hughes, J.B.

Techniques to enhance the linearity of switched-capacitor circuits utilising MOSFET gate capacitance are presented. Practical aspects limiting accuracy are investigated. With appropriate choice of capacitor technique, all types of switched-capacitor circuit become possible in standard digital CMOS processes. A sample-and-hold amplifier employing the proposed techniques was designed using a standard 0.6 μm digital CMOS process, and verified with simulation results to demonstrate significant linearity enhancement

Published in:

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on  (Volume:5 )

Date of Conference: