By Topic

Parallel architectures for decision-directed RLS-equalization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Drewes, C. ; Inst. for Integrated Circuits, Tech. Univ. Munchen, Germany ; Hammerschmidt, J.S. ; Hutter, A.A.

Parallel architectures for decision-directed adaptive recursive least-squares (RLS) equalizers based on a QR-decomposition (QRD) using square-root free Givens-rotations are derived that allow very high throughput for broadband applications. We apply an algorithmic optimization that leads to the use of additional fast adder trees together with a re-timing of the required arithmetic components to maximize throughput. A hybrid RLS/least-mean-squares equalizer is further proposed allowing even higher throughput. The complexity of the resulting equalizer structures is compared for an eight-tap decision-feedback equalizer in terms of an equivalent NAND gate count

Published in:

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on  (Volume:5 )

Date of Conference:

2000