By Topic

Parallel, memory access schemes for H.263 encoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tanskanen, J. ; Signal Process. Lab., Tampere Univ. of Technol., Finland ; Sihvo, T. ; Niittylahti, J. ; Takala, J.
more authors

In this paper, we present new parallel memory access schemes for efficient use in H.263 video encoding with on-chip parallel processors. Since video processing has variable demand for computational power depending on optional coding modes, picture resolution, desired frame rate, compression ratio, and quality etc., we propose new flexible parallel memory access schemes in a scalable processor architecture with N=2n, (n=4,5,6) parallel processors. The necessary module assignment functions are described in detail. These parallel memory access schemes provide a solution to the increased need of memory bandwidth when the number of processors is increased

Published in:

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on  (Volume:1 )

Date of Conference: