By Topic

Methods for on-chip embedding of path delay test vectors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kagaris, D. ; Dept. of Electr. Eng., Southern Illinois Univ., Carbondale, IL, USA ; Tragoudas, S.

We propose two methods for embedding on-chip a given set of pairs of test patterns that have been generated by an arbitrary ATPG tool for path delay faults. The first method uses an LFSR with multiplexers. It applies to any set of test patterns and it is experimentally verified to have reasonable hardware overhead. The second method applies to the important special case of single input pattern changes within each pair and is very hardware overhead efficient

Published in:

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on  (Volume:1 )

Date of Conference:

2000