By Topic

On the design of fast large fan-in CMOS multiplexers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ming-Bo Lin ; Dept. of Electron. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei, Taiwan

The N-input multiplexers based on CMOS switches are conventionally designed with the binary-tree structure to simplify the address decoder and obtain a reasonable delay, which estimates the propagation time from data input end to the output end of the multiplexers. However, this design strategy in general takes too much hardware and incurs too much delay. To reduce both delay and cost, some structures other than the binary-tree structure have to be used. Therefore, in this paper we propose a general procedure based on the heterogeneous-tree structure for designing fast large fan-in CMOS multiplexers. The results show that not only can the speed be increased but the cost can also be reduced considerably for the proposed circuits with various input sizes. In addition, we show that both the binary-tree structure and the uniform structure are special cases of the proposed approach

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:19 ,  Issue: 8 )