By Topic

Design and analysis of a scalable terabit multicast packet switch with dual round robin dynamic link reservation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Feihong Chen ; Dept. of Electr. & Comput. Eng., New Jersey Inst. of Technol., Newark, NJ, USA ; Uzun, N. ; Akansu, A.N.

We present a novel switch design of a large scale multicast packet switch which is features a modular switch architecture and a distributed resource allocation algorithm. The switch inputs and outputs are grouped into small modules called input shared blocks (ISBs) and output shared blocks (OSBs). Input link sharing and output link sharing are cooperated intelligently so that no speedup is necessary in the central switch fabric (ATMCSF). Cell delivery is based on link reservation in every ISB. We propose a dual round robin dynamic link reservation (DRRDLR) algorithm to achieve a fast and fair link resource allocation among ISBs. DRRDLR is a distributed algorithm in a way that an ISB can dynamically increase/decrease its link reservation for a specific OSB according to its local available information. The arbitration complexity is O(1). The switch performance is evaluated through simulations for an 256×256 switch. It is demonstrated that the proposed switch can achieve a comparable performance to the output queued switch under any traffic pattern. Moreover, our switch design eliminates the N times speedup needed in the OQ switch

Published in:

High Performance Switching and Routing, 2000. ATM 2000. Proceedings of the IEEE Conference on

Date of Conference: