By Topic

Charge preamplifier for hole collecting PIN diode and integrated tetrode N-JFET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

“On-chip” electronics fabricated on 6 KΩ cm high resistivity wafer is fully characterized and spectroscopic measurements carried out. A new charge sensitive circuit is introduced to amplify the hole signals with on-chip n-channel JFETs and without any resetting devices. The JFET gate-source junction is forward biased and the drain current is stabilized by a low frequency feedback on the JFET p+ well contact (used as a buried gate for the JFET). Preliminary setups with PIN diodes and tetrode n-JFETs are successfully tested. With about 5 pF total input capacitance, resolution of 86 rms electrons at 223 K with 10 μs shaping time is obtained. With about 3 pF, 60 rms electrons at 298 K with 10 μs are obtained

Published in:

Nuclear Science, IEEE Transactions on  (Volume:47 ,  Issue: 3 )