By Topic

A CMOS baseline holder (BLH) for readout ASICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
De Geronimo, G. ; Instrum. Div., Brookhaven Nat. Lab., Upton, NY, USA ; O'Connor, P. ; Grosholz, J.

As a result of a cooperation between Brookhaven National Laboratory and eV Products a generation of high performance readout ASICs was developed. One of the novel circuit solutions implemented in the ASICs is the baseline holder (BLH), a system which provides setting and stabilization of the output baseline both at low frequency and at high rate operation. The BLH is conceptually different from the baseline restorer (BLR). With a output peaking voltage 2 V (10 fC), a peaking time 400 ns and a rate 500 kHz, an asymptotic shift of the baseline <8 mV was measured in the periodic case. A resolution higher than 12 bit was found in the random arrival of pulses case

Published in:

Nuclear Science, IEEE Transactions on  (Volume:47 ,  Issue: 3 )