By Topic

Optimization of an MPEG-4 decoding algorithm on a “very long instruction word” architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Graziani, A. ; STMicroelectron., Agrate Brianza, Italy ; Battista, S.

The paper presents the optimization of a software MPEG-4 video decoder on a specific architecture, suitable for parallel processing. First, a simplified structure of an MPEG-4 video decoder is reviewed. Second, a processor architecture that exploits the intrinsic parallelism of a video-decoding algorithm (architecture based on the concept of the “very long instruction word” machine) is presented. Then, the techniques used to write efficient C code for the VLIW machine and the principles on which these techniques are based are discussed. Finally, the paper presents the results obtained applying the optimization techniques to an MPEG-4 video decoder and a comparison between the performance obtained with the VLIW (250 MHz) processor and with a superscalar Pentium II (266 MHz) processor

Published in:

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on  (Volume:2 )

Date of Conference: